26 27

chain.

IBM Docket No. PO920000057US1 Ser. No.: 10/055275 Examiner J. Torres

- 3 -

(A) AMENDMENT OF THE CLAIMS:

(Currently Amended) An integrated circuit, comprising 1 logic circuits connected to a plurality of shift register 2 latch scan chains and self-test circuits for testing said 3 logic circuits, said self-test circuits in said integrated 4 circuit comprising: 5 a pseudo_random pattern generator for generating at 6 least one flat pseudo_random patterns to provide to each of 7 8 the scan chains; A plurality of weighting circuits for receipt of the 9 pseudo-random patterns from the pattern geneator, a 10 different one of the weighting circuits associated with each 11 of the scan chains, each weighting circuit having a 12 selectable weight set to provide flat or weighted pseudo-13 random patterns to the scan chains independently of one 14 another; 15 a different storage element associated with each of the 16 weighting circuits for receipt and storage of flat and 17 weighted pesudo-random patterns each from its different 18 associated weighting circuit; and 19 a selection circuit for individually addressing each of 20 the storage elements for selective entry of either a flat or 21 weighted pseudo_random pattern into different shift register 22 latches of said scan chains independently of one another for 23 scanning said weighted pattern to said logic circuits to 24 enable provision of pseuco-random patterns of different 25

weights to different shift register latches in the same scan

PAGE 4/13 * RCVD AT 4/29/2005 2:11:27 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/5 * DNIS:8729306 * CSID:8454329786 * DURATION (mm-ss):03-28

A 2.

IBM Docket No. PO920000057US1 Ser. No.: 10/055275 Examiner J. Torres

- (Original) An integrated circuit as recited in claim 1, 2.
- wherein said weighting circuit comprises a weight generating 1
- circuit and a weight selecting circuit. 2

3

- (Original) The integrated circuit as recited in claim 3.
- 1, wherein said weighting circuit includes means for 1
- receiving a weighting instruction from an external source to ż
- said integrated circuit. 3

4

- (Original) The integrated circuit as recited in claim
- 1, wherein said storage elements are each a first stage of 1
- an associated scan chain. 2

3

- (Currently Amended) The integrated circuit as recited 5.
- in claim 4, wherein said pseudo_ random pattern generator 1
- and said weighting patterns, receipts pattern and weighting 2
- instructions are from a tester internal to said integrated 3
- 4 circuit.

5

- The integrated circuit as recited in claim 4, wherein 6.
- said weighting instruction is generated by a tester external 1
- to said integrated circuit. 2

3

- (Original) The integrated circuit as recited in claim 7.
- 4, further comprising a memory or register array wherein at 1
- least a portion of said weighting instruction is stored in 2
- said memory array. 3

4

8. (Cancelled)

1

(Cancelled) 9.

PAGE 5/13* RCVD AT 4/29/2005 2:11:27 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/5* DNIS:8729306* CSID:8454329786* DURATION (mm-ss):03-28

IBM Docket No. PO920000057US1 Ser. No.: 10/055275 Examiner J. Torres

-5- IBM

- 10. (Currently Amended) The integrated circuit of claim 1, wherein said pseudo_random pattern generator is a linear
- wherein said pseudo_random pattern generator is a linear feedback shift register coupled to each of the weighting
- 3 circuits to provide a flat pseudo_random pattern to each of
- 4 the weighting circuits.

5

- 11. (Previously submitted) The integrated circuit of claim
- 1 10, wherein the scan paths contain multiple shift register
- 2 latch stages SRL, to SRL, each with first and second stages
- 3 which SRL stages are controlled by an A clock, a B clock and
- 4 a C₁ clock.

5

- 12. (Previously submitted) The integrated circuit of claim
- 1 11, wherein the first shift register stage SRL of each scan
- 2 chain functions as said storage element associated with the
- 3 scan chain and received at its L, latch an input from the
- 4 associated weighting circuit, an address input from an
- 5 address decoder of the selection circuit and a w-clock for
- 6 separately addresssing each of the scan paths to enable
- 7 entry of data from an associated weighting circuit into the
- 8 first stage of the scan path on a SRL by SRL of the scan
- 9 path basis.

10

- 13. (Previously submitted) The integrated circuit of claim
- 1 12 including means performing the following loading sequence
- 2 steps individually for each of the plurality of scan paths:
- generating the next flat or weighted pseudo-random
- 4 pattern;
- aplying the L1 scan clock (A-clk_ to load all the L!
- 6 Latches of the register array with flat or weight
- 7 pseudo-random data from the LFSR;

8

DURATION (mm-ss):03-28

PAGE 6/13 * RCVD AT 4/29/2005 2:11:27 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-1/5 * DNIS:8729306 * CSID:8454329786 * DURATION (mm-ss):03-28

IBM Docket No. PO920000057US1 Ser. No.: 10/055275 Examiner J. Torres

-6- IBM

	updating an L1 in any specific SRL1 stage scan path by
9	addresssing the particular L1 latch stage and applying thw
10	w-clock;
11	loading the L2 latch from the L1 latch (B-clk); and
12	repeating all the steps until the longest scan chain is
13	loaded.
1 /	

of to enter 05/10/05